Version with markings to show changes made

In The Title

In the Claims

1

2

3

Please delete the present title and insert therefore the following new title:

MEMORY SHARING ARRANGEMENT FOR AN INTEGRATED

MULTIPROCESSOR SYSTEM

17. (New) An electronic product, comprising:
a first processor coupled to an instruction cache and to a data cache;
a first bus coupled to the instruction cache and to the data cache;

- a first memory coupled to the first bus;
- 5 <u>a second processor coupled to a second bus;</u>
- a first bus bridge coupled to the first bus and to the second bus, the first

 bus bridge providing a path for transferring data between the first memory and
- 8 the second processor;
- 9 a second memory coupled to the first bus;
- a second bus bridge coupled to the second bus and a third bus, the third
 bus providing a data pathway within the first processor, the second bus bridge
- 12 providing a path for transferring data between the second memory and the third
- 13 bus of the first processor; and
- 14 <u>a direct memory access (DMA) controller coupled to the second bus, the</u>
- 15 <u>DMA controller configured to manage a transfer of data between the second</u>
- 16 memory and the second bus bridge;